

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Box PATENT APPLICATION

ASSISTANT COMMISSIONER FOR PATENTS

Washington, D.C. 20231

Transmitted herewith for filing is the patent application of:

Inventor: Paul E. McKenney

For: HIGH SPEED METHOD FOR MAINTAINING A SUMMARY OF THREAD ACTIVITY FOR
MULTIPROCESSOR COMPUTER SYSTEMS

Enclosed are:

- [X] 35 pages of specification, 2 pages of claims, an abstract and a Combined Declaration and Power of Attorney.
- [X] 9 sheet(s) of formal drawings.
- [X] An assignment to Sequent Computer Systems, Inc. and assignment recordal fee of \$40.00.
- [X] Information Disclosure Statement and Form PTO-1449.

CLAIMS AS FILED					
For	Number Filed		Number Extra	Rate	Basic Fee \$790.00
Total claims	6	-20	0	x \$22.00 =	0.00
Independent Claims	3	-3	0	x \$82.00 =	0.00
TOTAL FILING FEE					\$790.00


- [X] A check in the amount of \$830.00 to cover the above-listed fees.
- [X] The Commissioner is hereby authorized to charge any additional fees which may be required in connection with issuance of a patent, or credit overpayment, to Account No. 02-4550. A copy of this sheet is enclosed.

DATE OF DEPOSIT: July 31, 1998

One World Trade Center, Suite 1600
 121 S.W. Salmon Street
 Portland, Oregon 97204
 Telephone: (503) 226-7391
 cc: Mr. Roger Swanson
 Docketing Secretary

Respectfully submitted,

KLARQUIST SPARKMAN CAMPBELL
 LEIGH & WHINSTON, LLP

By 
 Mark L. Becker
 Registration No. 31,325

**HIGH SPEED METHOD FOR MAINTAINING A SUMMARY OF THREAD
ACTIVITY FOR MULTIPROCESSOR COMPUTER SYSTEMS**

RELATED APPLICATION DATA

5 This application is based on provisional U.S. Patent Application Serial No. 60/057,251, filed August 29, 1997.

TECHNICAL FIELD

10 This invention relates to computer systems and more particularly to a reduced overhead mutual-exclusion mechanism that provides data coherency and improves computer system performance.

BACKGROUND OF THE INVENTION

15 Data coherency is threatened whenever two or more computer processes compete for a common data item that is stored in a memory or when two or more copies of the same data item are stored in separate memories and one item is subsequently altered. Previously known apparatus and methods for ensuring data coherency in computer systems are generally referred to as mutual-exclusion mechanisms.

20 A variety of mutual-exclusion mechanisms have evolved to ensure data coherency. Mutual-exclusion mechanisms prevent more than one computer process from accessing and/or updating (changing) a data item or ensure that any copy of a data item being accessed is valid. Unfortunately, conventional mutual-exclusion mechanisms degrade computer system performance by adding some combination
25 of procedures, checks, locks, program steps, or complexity to the computer system.

 Advances in processor and memory technology make it possible to build high-performance computer systems that include multiple processors. Such computer systems increase the opportunity for data coherency problems and,
30 therefore, typically require multiple mutual-exclusion mechanisms.

When multiple processors each execute an independent program to accelerate system performance, the overall system throughput is improved rather than the execution time of a single program.

When the execution time of a single program requires improvement, one way of improving the performance is to divide the program into cooperating processes that are executed in parallel by multiple processors. Such a program is referred to as a multitasking program.

Referring to Fig. 1A, multiple computers 10 are interconnected by an interconnection network 12 to form a computer system 14. Fig. 1B shows that a typical one of computer 10 includes N number of processors 16A, 16B,and 16N (collectively "processors 16"). In computer 10 and computer system 14, significant time is consumed by intercommunication. Intercommunication is carried out at various levels.

In computer 10, at a processor memory interface level, processors 16 access data in a shared memory 18 by transferring data across a system bus 20. System bus 20 requires a high-communication bandwidth because it shares data transfers for processors 16. Computer 10 is referred to as a multiprocessor computer.

In computer system 14, at an overall system level, computers 10 each have a shared memory 18 and interconnection network 12 is used only for intercomputer communication. Computer system 14 is referred to as a multicomputer system.

The high threat to data coherency in multicomputer and multiprocessor systems is caused by the increased competition among processors 16 for data items in shared memories 18.

Ideally, multicomputer and multiprocessor systems should achieve performance levels that are linearly related to the number of processors 16 in a particular system. For example, 10 processors should execute a program 10 times faster than one processor. In a system operating at this ideal rate, all processors contribute toward the execution of the single program, and no processor executes instructions that would not be executed by a single processor executing the same

program. However, several factors including synchronization, program structure, and contention inhibit multicomputer and multiprocessor systems from operating at the ideal rate.

Synchronization: The activities of the independently executing processors must be occasionally coordinated, causing some processors to be idle while others continue execution to catch up. Synchronization that forces sequential consistency on data access and/or updates is one form of mutual exclusion.

Program structure: Not every program is suited for efficient execution on a multicomputer or a multiprocessor system. For example, some programs have insufficient parallelism to keep all multiple processors busy simultaneously, and a sufficiently parallel program often requires more steps than a serially executing program. However, data coherency problems increase with the degree of program parallelism.

Contention: If processor 16A competes with processor 16B for a shared resource, such as sharable data in shared memory 18, contention for the data might cause processor 16A to pause until processor 16B finishes using and possibly updating the sharable data.

Any factor that contributes to reducing the ideal performance of a computing system is referred to as overhead. For example, when processors 16A and 16B simultaneously request data from shared memory 18, the resulting contention requires a time-consuming resolution process. The number of such contentions can be reduced by providing processors 16 with N number of cache memories 22A, 22B, ..., and 22N (collectively "cache memories 22"). Cache memories 22 store data frequently or recently executed by their associated processors 16. However, processors 16 cannot efficiently access data in cache memories 22 associated with other processors. Therefore, cached data cannot be readily transferred among processors without increased overhead.

Incoherent data can result any time data are shared, transferred among processors 16, or transferred to an external device such as a disk memory 24. Thus, conventional wisdom dictates that computer performance is ultimately limited by the amount of overhead required to maintain data coherency.

Prior workers have described various mutual-exclusion techniques as solutions to the data coherence problem in single and multiprocessor computer systems.

Referring to Fig. 2, Maurice J. Bach, in *The Design of the UNIX Operating System*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1986 ("Bach") describes single processor and multiprocessor computer implementations of a UNIX[®] operating system in which a process 30 has an asleep state 32, a ready to run state 34, a kernel running state 36, and a user running state 38. Several processes can simultaneously operate on shared operating system data leading to operating system data coherency problems. Bach solves the operating system data coherency problem by allowing process 30 to update data only during a process state transition 40 from kernel running state 36 to asleep state 32. Process 30 is inactive in asleep state 32. Data coherency is also protected by using data "locks" that prevent other processes from reading or writing any part of the locked data until it is "unlocked."

Referring again to Fig. 1, Lucien M. Censier and Paul Feautrier, in "A New Solution to Coherence Problems in Multicache Systems," *IEEE Transactions on Computers*, Vol. C-27, No. 12, December 1978 ("Censier and Feautrier") describe a presence flag mutual-exclusion technique. This technique entails using data state commands and associated state status lines for controlling data transfers among N number of cache memory controllers 50A, 50B, ..., and 50N (collectively "cache controllers 50") and a shared memory controller 52. The data state commands include shared read, private read, declare private, invalidate data, and share data. Advantageously, no unnecessary data invalidation commands are issued and the most recent (valid) copy of a shared data item can quickly be found. Unfortunately, cache memory data structures must be duplicated in shared memory controller 52 and costly nonstandard memories are required. Moreover, performance is limited because system bus 20 transfers the data state commands.

A. J. van de Goor, in *Computer Architecture and Design*, Addison-Wesley Publishers Limited, Workingham, England, 1989, classifies and describes various

	Single Data	Multiple Data
Single Path	SPSD	SPMD
Multiple Path	MPSD	MPMD

Single data ("SD") indicates that only one copy of a data item exists in computer 10, whereas multiple data ("MD") indicates that multiple copies of the data item may coexist, as commonly happens when processors 16 have cache memories 22. Single path ("SP") indicates that only one communication path exists to a stored data item, whereas multiple paths ("MP") indicates that more than one path to the same data item exists, as in a multiprocessor system with a multiport memory.

SPSD systems include multiprocessor systems that time-share a single bus or use a crossbar switch to implement an interconnection network. In such systems, the processors do not have cache memories. Such systems do not have a data coherence problem because the conventional conditions necessary to ensure data coherence are satisfied--only one path exists to the data item at a time, and only one copy exists of each data item.

MPSD systems are implemented with multiport memories in which each processor has a switchable dedicated path to the memory.

25 MPSD systems can process data in two ways. In a single-access operation, memory data are accessed sequentially, with only a single path to and a single copy of each data item existing at any time, thereby ensuring data coherence. In a multiple-access operation, a data-accessing processor locks its memory path or

issues a data locking signal for the duration of the multiple-access operation, thereby ensuring a single access path for the duration of the multiple-access operation. Data coherence is guaranteed by the use of locks, albeit with associated overhead.

5 MPMD systems, such as computer 10 and computer system 14, are typically implemented with shared memory 18 and cache memories 22. Such systems have a potentially serious data coherence problem because more than one path to and more than one copy of a data item may exist concurrently.

10 Solutions to the MPMD data coherence problem are classified as either preventive or corrective. Preventive solutions typically use software to maintain data coherence while corrective solutions typically use hardware for detecting and resolving data coherence problems. Furthermore, corrective solutions are implemented in either a centralized or a distributed way.

15 Multiprocessor computers may be classified by how they share information among the processors. Shared memory multiprocessor computers offer a common physical memory address space that all processors can access. Multiple processes or multiple threads within the same process can communicate through shared variables in memory that allow them to read or write to the same memory location in the computer. Message passing multiprocessor computers, in contrast, have a
20 separate memory space for each processor, requiring processes in such a system to communicate through explicit messages to each other.

 Shared memory multiprocessor computers may further be classified by how the memory is physically organized. In distributed shared memory (DSM) machines, the memory is divided into modules physically placed near each
25 processor. Although all of the memory modules are globally accessible, a processor can access memory placed nearby faster than memory placed remotely. Because the memory access time differs based on memory location, distributed shared memory systems are also called non-uniform memory access (NUMA) machines. In centralized shared memory computers, on the other hand, the
30 memory is physically in one location. Centralized shared memory computers are called uniform memory access (UMA) machines because the memory is

equidistant in time from each of the processors. Both forms of memory organization typically use high-speed cache memory in conjunction with main memory to reduce execution time.

Multiprocessor computers with distributed shared memory are organized into nodes with one or more processors per node. Also included in the node are local memory for the processors, a remote cache for caching data obtained from memory in other nodes, and logic for linking the node with other nodes in the computer. A processor in a node communicates directly with the local memory and communicates indirectly with memory on other nodes through the node's remote cache. For example, if the desired data is in local memory, a processor obtains the data directly from a block (or line) of local memory. But if the desired data is stored in memory in another node, the processor must access its remote cache to obtain the data. A cache hit occurs if the data has been obtained recently and is presently stored in a line of the remote cache. Otherwise a cache miss occurs, and the processor must obtain the desired data from the local memory of another node through the linking logic and place the obtained data in its node's remote cache.

Further information on multiprocessor computer systems in general and NUMA machines in particular can be found in a number of works including *Computer Architecture: A Quantitative Approach* (2nd Ed. 1996), by D. Patterson and J. Hennessy, which is incorporated by reference.

Preventive solutions entail using software to designate all sharable and writable data as non-cacheable, making it accessible only in shared memory 18. When accessed by one of processors 16, the shared data are protected by software locks and by shared data structures until relinquished by the processor. To alleviate the obvious problem of increased data access time, the shared data structures may be stored in cache memory. The prevention software is responsible for restoring all updated data at shared memory 18, before releasing the software locks. Therefore, processors 16 need commands for purging data from associated cache memories 22.

Unfortunately, preventive solutions require specialized system software, a facility to identify sharable data, and a correspondingly complex compiler. Additionally, system performance is limited because part of the shared data are not cached.

- 5 Corrective solutions to data coherence problems are advantageous because they are transparent to the user, albeit at the expense of added hardware.

A typical centralized solution to the data coherence problem is the above-described presence flag technique of Censier and Feautrier.

- 10 In distributed solutions, cache memory controllers 50 maintain data coherence rather than shared memory controller 52. Advantages include reduced bus traffic for maintaining cache data states. This is important because, in a shared bus multiprocessor system, bus capacity often limits system performance. Therefore, approaching ideal system performance requires minimizing processor associated bus traffic.

- 15 Skilled workers will recognize that other solutions exist for maintaining data coherence including dedicated broadcast buses, write-once schemes, and data ownership schemes. The overhead cost associated with various late coherence techniques is described by James Archibald and Jean-Loup Baer, in "Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model,"
- 20 *ACM Transactions on Computer Systems*, Vol. 4, No. 4, November 1986. Six methods of ensuring cache coherence are compared in a simulated multiprocessor computer system. The simulation results indicate that choosing a data coherence technique for a computer system is a significant decision because the hardware requirements and performance differences vary widely among the techniques. In
- 25 particular, significant performance differences exist between techniques that distribute updated data among cache memories and techniques that update data in one cache memory and invalidate copies in other cache memories. Comparative performance graphs show that all the techniques impose an overhead-based performance limit on the computer system.

- 30 What is needed, therefore, is a substantially zero-overhead mutual-exclusion mechanism that provides for concurrently reading and/or

updating data while maintaining data coherency. Such a mechanism would be especially useful if it is capable of maintaining the coherency of data shared throughout a networked multicomputer system.

A mutual-exclusion mechanism that requires practically no data
5 locks when accessing data is described in U.S. Patent No. 5,442,758, which is hereby incorporated by reference. The patented mechanism provides reduced overhead and data contention, and it is not so susceptible to deadlock as conventional mechanisms. This mechanism, however, is not as fast as desired when applied in computer systems with a large number of CPUs or in systems
10 with a non-uniform memory access (NUMA) architecture.

An objective of the invention, therefore, is to provide an improved mutual-exclusion mechanism that is less complex and faster than previous mechanisms.

SUMMARY OF THE INVENTION

15 A high-speed method for maintaining a summary of thread activity reduces the number of remote-memory operations for an n processor, multiple node computer system from n^2 to $(2n-1)$ operations. The method uses a hierarchical summary-of-thread-activity data structure that includes structures such as first and second level bit masks. The first level bit mask is accessible to all nodes and
20 contains a bit per node, the bit indicating whether the corresponding node contains a processor that has not yet passed through a quiescent state. The second level bit mask is local to each node and contains a bit per processor per node, the bit indicating whether the corresponding processor has not yet passed through a quiescent state. The method includes determining from a data structure on the
25 processor's node (such as a second level bitmask) if the processor has passed through a quiescent state. If so, it is then determined from the data structure if all other processors on its node have passed through a quiescent state. If so, it is then indicated in a data structure accessible to all nodes (such as the first level bitmask) that all processors on the processor's node have passed through a quiescent state.
30 The local generation number can also be stored in the data structure accessible to all nodes. If a processor determines from this data structure that the processor is

the last processor to pass through a quiescent state, the processor updates the data structure for storing a number of the current generation stored in the memory of each node.

Additional features of this invention will be apparent from the following
5 detailed description of preferred embodiments thereof which proceeds with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Figs. 1A and 1B are simplified schematic block diagrams showing a prior art network of multiprocessor computers and a representative prior art shared-memory multiprocessor computer.

Fig. 2 is a simplified state diagram showing the interrelationship of process states and process state transitions followed during execution of the process in a
15 prior art UNIX[®] operating system.

Fig. 3 is a simplified schematic block diagram showing a mutual-exclusion mechanism according to this invention.

Fig. 4 is a simplified schematic block diagram showing a preferred implementation of the mutual-exclusion mechanism of Fig. 3.

20 Figs. 5A, 5B, 5C, and 5D are simplified schematic block diagrams showing four evolutionary stages of a local area network data structure being updated in a manner according to this invention.

Fig. 6 is a simplified block diagram showing a handle table data structure according to this invention.

25 Fig. 7 is a simplified block diagram showing a free handle list data structure according to this invention.

Fig. 8 is a block diagram of a hierarchical data structure in accordance with the invention.

30 Fig. 9 is a block diagram of another data structure in accordance with the invention.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The invention has been implemented within a multiprocessor computer system such as the one shown and described herein. It should be readily recognized from this disclosure, however, that the invention is not limited to this
5 implementation but can be applied in any suitable computer system.

Fig. 3 shows the interrelationship of components used to implement an embodiment of a mutual-exclusion mechanism 90. Skilled workers will recognize that terms of art used in this application are known in the computer industry. Standard C-programming language syntax is used to describe relevant data
10 structures and variables. Pseudo-code is used to describe various operational steps. The following alphabetically arranged terms are described with reference to Figs. 1 and 3.

A CALLBACK 100 is an element of a generation data structure. Each callback 100 tracks a set of elements 102 waiting for safe erasure. Callback 100
15 may include operational steps specific to a type of element being tracked.

A CALLBACK PROCESSOR 104 is an entity that monitors a summary of thread activity 106 and processes a current generation 108 of callbacks 100 when it is safe to do so. Then, callback processor 104 causes a next generation 110 of
20 callbacks 100 to become the current generation 108 of callbacks 100 and resets summary of thread activity 106. A global callback processor may be used to process all callbacks, or multiple callback processors may process individual elements or groups of elements protected by mutual-exclusion mechanism 90.

COMPUTER SYSTEM 14 includes computer 10 or a group of computers 10 that share or exchange information. Computers 10 may be single processors or
25 shared-memory multiprocessors. Groups of computers 10 may be connected by interconnection network 12 to exchange data. Such data exchange includes so-called "sneakernets" that communicate by physically moving a storage medium from one computer 10 to another computer 10. Alternatively, computer system 14 can include loosely coupled multiprocessors, distributed multiprocessors, and
30 massively parallel processors.

A DATA STRUCTURE is any entity that stores all or part of the state maintained by computer system 14. Examples of data structures include arrays, stacks, queues, singly linked linear lists, doubly linked linear lists, circular lists, doubly linked circular lists, trees, graphs, hashed lists, and heaps.

5 ELEMENT 102 is usually one or more contiguous records or "structs" in a data structure stored in a memory (18, 22, or 24). Examples include array elements and elements of linked data structures.

ERASE means to render the contents of element 102 invalid. Erasure may be accomplished by returning element 102 to a free pool (not shown) for
10 initialization and reallocation, by overwriting, or by moving element 102 to another data structure. The free pool is simply a particular example of another data structure. Any special processing required by a particular element 102 is performed by its associated callback 100.

The FREE POOL is a group of elements available for addition to existing
15 data structures or for creating new data structures. A free pool may be associated with a given data structure, a specific group of data structures, a given entity, specific groups of entities, or with all or part of an entire computer system.

A GENERATION is a set of elements 102 deleted from one or more data structures by a set of threads 112. The generation is erased when threads 112 enter
20 a quiescent state. In particular, current generation 108 is erased when its associated threads reach a quiescent state, and next generation 110 is erased when its associated threads reach a quiescent state, but after the current generation is erased.

A GENERATION DATA STRUCTURE is a data structure that tracks a
25 particular generation of elements waiting to be erased. Generations of elements may be tracked system-wide, per data structure, by group of data structures, by entity, or by a group of entities.

MUTEX is a term that refers to a specific instance of a mutual-exclusion mechanism as in "the data structure is protected by a per-thread mutex."

30 MUTUAL EXCLUSION is a property that permits multiple threads to accept and/or update a given data structure or group of data structures while

09127095 03148

maintaining their integrity. For example, mutual exclusion prevents an entity from reading a given portion of a data structure while it is being updated.

MUTUAL-EXCLUSION OVERHEAD is the additional amount of processing required to operate a mutual-exclusion mechanism. The amount of overhead may be measured by comparing the “cost” of processing required to access and/or update a given data structure or group of data structures with and without the mutual-exclusion mechanism. If there is no difference in the cost, the mutual exclusion mechanism has zero overhead. An example of cost is processing time.

10 A READER is a thread that accesses but does not update a data structure.

A QUIESCENT STATE exists for a thread when it is known that the thread will not be accessing data structures protected by this mutual-exclusion mechanism. If multiple callback processors exist, a particular thread can be in a quiescent state with respect to one callback processor and in an active state with respect to another callback processor. Examples of quiescent states include an idle loop in an operating system, a user mode in an operating system, a context switching point in an operating system, a wait for user input in an interactive application, a wait for new messages in a message-parsing system, a wait for new transactions in a transaction processing system, a wait for control input in an event-driven real-time control system, the base priority level in a interrupt-driven real-time system, an event-queue processor in a discrete-event simulation system, or an artificially created quiescent state in a system that lacks a quiescent state, such as a real-time polling process controller.

25 A READER-WRITER SPINLOCK is a type of spinlock that allows many readers to use a mutex simultaneously, but allows only one writer to use the mutex at any given time, and which further prevents any reader and writer from using the mutex simultaneously.

SEQUENTIAL CONSISTENCY is a property that ensures that all threads agree on a state change order. Multiprocessor computer systems do not typically depend on sequential consistency for performance reasons. For example, an INTEL 80486 processor has a write-buffer feature that makes a data update appear

09127085-073198

A SLEEPLOCK is a type of mutual-exclusion mechanism that prevents
5 excluded threads from processing, but which requires a pair of context switches
while waiting for the sleeplock to expire.

10 STORAGE MEDIA are physical elements such as a rotating disk or a magnetic tape that provide long-term storage of information.

A **SUBSYSTEM** is a part of a system that performs some part of the task.

THREAD 112 is any center of activity or concentration of control in a computer system. Examples of a thread include a processor, process, task, interrupt handler, service procedure, co-routine, transaction, or another thread that provides a given locus of control among threads sharing resources of a particular process or task.

Mutual-exclusion mechanism 90 does not require readers to use a mutex or sequential consistency instructions. Updaters use a mutex as required by the update algorithm and use sequential consistency instructions to ensure that the readers access consistent data.

30 An updater deleting an element removes it from a data structure by
unlinking it or using a deletion flag. If current generation 108 is empty, the

5 An updater changing an element copies it from a data structure into a new element, updates the new element, links the new element into the data structure in place of the original element, uses the callback mechanism to ensure that no threads are currently accessing the element, and erases the original element.

Updaters, whether deleting or updating data, should use some mutual-exclusion mechanism such as spinlocks or sleeplocks to prevent multiple updaters from causing incoherent data.

Summary of thread activity 106 may be implemented per data structure, per group of data structures, or system-wide. Summary of thread activity 106 has many alternative data structures including those described below.

A distributed per thread bitmap data structure embeds thread bits into a structure that facilitates thread creation and destruction. For example, a flag is used to track each thread in the data structure.

A hierarchical per-thread bitmap is a data structure that maintains a hierarchy of bits. The lowest level maintains one bit per thread. The next level up maintains one bit per group of threads and so on. All bits are preset to a predetermined state, for example, a one-state. When a thread is sensed in a quiescent state, its associated bit is set to a zero-state in the lowest level of the hierarchy. If all bits corresponding to threads in the same group are in a zero-state, the associated group bit in the next higher level is set to a zero-state and so on until either the top of the hierarchy or a non zero bit is encountered. This data structure efficiently tracks large numbers of threads. Massively parallel shared-memory multiprocessors should use a bitmap hierarchy mirroring their bus hierarchy.

Summary of thread activity 106 may be reset in various ways including those described below. Each bit is explicitly set to a predetermined state, preferably a one-state, by a reset signal 114.

Each bit (or group of bits for hierarchical bitmaps) has an associated generation counter. A global generation counter is incremented to reset summary of thread activity 106. When a thread is sensed in a quiescent state, and its associated bit is currently in a zero-state, its associated generation counter is compared with the global generation counter. If the counters differ, all bits associated with the quiescent thread are set to a one-state and the associated generation counter is set to equal the global counter.

The generation counter technique efficiently tracks large numbers of threads, and is particularly useful in massively parallel shared-memory multiprocessors with hierarchical buses.

A thread counter (not shown) may be used to indicate the number of threads remaining to be sensed in a quiescent state since the last reset signal 114. The thread counter is preset to the number of threads (or for hierarchical schemes, the number of threads in a group) and is decremented each time a thread bit is cleared. When the counter reaches zero, all threads have been sensed in a quiescent state since the last reset. If threads can be created and destroyed, the counters corresponding to the threads being destroyed must be decremented.

Callback processor 104 interfaces with the quiescence-indicating scheme chosen for summary of thread activity 106 and therefore has various possible implementations. For example, if the quiescence indicating bits in summary of thread activity 106 have other purposes, no additional overhead need be incurred by callback processor 104 in checking them. Consider a data structure having a dedicated summary of thread activity and a per-thread bit for indicating the occurrence of some unusual condition. Any thread accessing the data structure must execute, special-case steps in response to the per-thread bit such as recording its quiescence before accessing the data structure.

- 10 Callback processor 104 may be invoked by:
- all threads upon entering or exiting their quiescent state;
 - readers just before or just after accessing the data structure protected by mutual-exclusion mechanism 90 (invoking callback processor 104 just after accessing the data structure will incur overhead unless the quiescence-indicating bits in summary of thread activity 106 have multiple purposes);
 - 15 a separate entity such as an interrupt, asynchronous trap signal, or similar facility that senses if the thread is in a quiescent state; or
 - updaters, the form of which varies from system to system.
- If an updater has a user process context on a shared memory
- 20 multiprocessor, the updater forces a corresponding process to run on each processor which forces each processor through a quiescent state, thereby allowing the updater to safely erase the elements.

In a message passing system, an updater may send a message to each thread that causes the thread to pass through a quiescent state. When the updater receives replies to all the messages, it may safely erase its elements. This alternative is attractive because it avoids maintaining lists of elements awaiting erasure. However, the overhead associated with message-passing and context switching overwhelms this advantage in many systems.

Callbacks and generations may be processed globally, per-thread where possible, or per some other entity where possible. Global processing is simple to implement, whereas the other choices provide greater updating efficiency.

Implementations that allow threads to be destroyed, such as a processor taken off line, will need to include global callback processing to handle those callbacks waiting for a recently destroyed thread.

Referring to Fig. 4, a preferred mutual-exclusion mechanism 120 is implemented in the Symmetry Series of computers manufactured by the assignee of this invention. The operating system is a UNIX[®] kernel running on a shared-memory symmetrical multiprocessor like computer 10 shown in Fig. 1B.

Mutual-exclusion mechanism 120 has system-wide scope in which each thread corresponds to an interrupt routine or kernel running state 36 (Fig. 2) of a user process. Alternatively, each of processors 16 may correspond to threads 112 (Fig. 3). Quiescent state alternatives include an idle loop, process user running state 38 (Fig. 2), a context switch point such as process asleep state 32 (Fig. 2), initiation of a system call, and a trap from a user mode. More than one type of quiescent state may be used to implement mutual-exclusion mechanism 120.

The summary of thread activity is implemented by per-processor context-point counters 122. Counters 122 are incremented each time an associated processor 16 switches context. Counters 122 are used by other subsystems and therefore add no overhead to mutual-exclusion mechanism 120.

A callback processor 124 includes a one-bit-per processor bitmask. Each bit indicates whether its associated processor 16 must be sensed in a quiescent state before the current generation can end. Each bit corresponds to a currently functioning processor and is set at the beginning of each generation. When each processor 16 senses the beginning of a new generation, its associated per-processor context switch counter 122 value is saved. As soon as the current value differs from the saved value, the associated bitmask bit is cleared indicating that the associated processor 16 is ready for the next generation.

Callback processor 124 is invoked by a periodic scheduling interrupt 126, (which is preferably a hardware scheduling clock interrupt named `hardclock()`), but only if: (a) there is an outstanding generation and this processor's value for the current generation `rclockgen` is less than that in `pq_rc_curgen`, or (b) this

processor has not yet passed through a quiescent state during the current generation.

Processor 16 may alternatively clear its bitmask bit if scheduling interrupt 126 is in response to an idle loop, a user-level process execution, or a processor 16 being placed off line. The latter case is necessary to prevent an off line processor from stalling the callback mechanism and causing a deadlock.

When all bits in the bitmask are cleared, callback processor 124 processes all callbacks 128 in a global current generation 130 and all callbacks 128 associated with the current processor in a per-processor current generation 131.

Mutual-exclusion mechanism 120 also includes a global next generation 132 and a per-processor next generation 133. When a particular processor 16 is placed off line, all callbacks 128 in its associated per processor current generation 131 and per-processor next generation 133 are placed in global next generation 132 to prevent callbacks 128 from being “stranded” while the processor is off line.

Mutual-exclusion mechanism 120 implements callbacks 128 with data structures referred to as `rc_callback_t` and `rc_ctrlblk_t` and the below-described per-processor variables.

`cswtchctr`: A context switch counter that is incremented for each context switch occurring on a corresponding processor.

`syscall`: A counter that is incremented at the start of each system call initiated on a corresponding processor.

`usertrap`: A counter that is incremented for each trap from a user mode occurring on a corresponding processor.

`rclockcswtchctr`: A copy of the `cswtchctr` variable that is taken at the start of each generation.

`rclocksyscall`: A copy of the `syscall` variable that is taken at the start of each generation.

`rclockusertrap`: A copy of the `usertrap` variable that is taken at the start of each generation.

2025-07-29 15:19:19

rclockgen: A generation counter that tracks a global generation number.

This variable indicates whether a corresponding processor has started processing a current generation and if any previous generation callbacks remain to be processed.

5 rclocknxtlist: A per-processor list of next generation callbacks comprising per-processor next generation 133.

rclocknxttail: A tail pointer pointing to rclocknxtlist.

rclockcurlist: A per-processor list of current generation callbacks comprising per-processor current generation 131.

10 rclockcurtail: A tail pointer pointing to rclockcurlist.

rclockintrlist: A list of callbacks in the previous generation that are processed by an interrupt routine which facilitates processing them at a lower interrupt level.

rclockintrtail: A tail pointer pointing to rclockintrlist.

15 A separate copy of data structure rc_callback_t exists for each callback 128 shown in Fig. 4. The rc_callback_t data structure is described by the following C-code:

```
-----
typedef struct rc callback rc callback t;
20 struct rc_callback (
    rc_callback_t *rcc_next;
    void (*rcc_callback)(rc_callback_t *rc,
                          void *arg1,
                          void *arg2);
25 void *rcc_arg1;
    void *rcc_arg2;
    char rcc_flags;
    );
-----
```

30 where:

rcc_next links together a list of callbacks associated with a given generation;

rcc_callback specifies a function 134 to be invoked when the callback generation ends

5 rcc_arg1 and rcc_arg2 are arguments 136 passed to rcc_callback function 134; and

rcc_flags contains flags that prevent callbacks from being repeatedly associated with a processor, and that associate the callbacks with a memory pool.

The first argument in function 134 is a callback address. Function 134 is
10 responsible for disposing of the rc_callback_t data structure.

Mutual-exclusion mechanism 120 implements global current generation 130, per-processor current generation 131, global next generation 132, and per-processor next generation 133 of callbacks 128 with a data structure referred to as rc_ctrlblk_t that is defined by the following C-code:

```
15 -----
typedef struct rc_ctrlblk (
    /* Control variables for rclock callback. */
    gate_t      rcc_mutex;
    rc_gen_t    rcc_curgen;
    rc_gen_t    rcc_maxgen;
    engmask_t   rcc_olmsk;
    engmask_t   rcc_needctxtmask;
    rc_callback_t *rcc_intrlist;
    rc_callback_t **rcc_intrtail;
    rc_callback_t *rcc_curlist;
    rc_callback_t **rcc_curtail;
    rc_callback_t *rcc_nxtlist;
    rc_callback_t **rcc_nxttail;
    mp_ctr_t    *rcc_nreg; .
    mp_ctr_t    *rcc_nchk;
    mp_ctr_t    *rcc_nprc;
```

```

        mp ctr_t      *rcc_ntogbl;
        mp ctr_t      *rcc_nprcgb;
        mp ctr_t      *rcc_nsync;
        rc_callback_t *rcc_free;
5   ) rc_ctrlblk_t;
typedef struct rcc_quad_ctrlblk (
        pq_rcc_needctxmask;
        pq_rcc_olmask;
        pq_rcc_curgen;
10  ) rcc_quad_ctrlblk
-----
        where:
        rcc_mutex is a spin lock that protects the callback data structure (rcc-mutex
        is not used by readers, and therefore, does not cause additional overhead
15  for readers);
        rcc_curgen contains a number of callbacks 128 in global current generation
        130;
        rcc_maxgen contains a largest number of callbacks 128 in any next
        generation 132, 133 of callbacks 128 (when rcc_curgen is one greater than
20  rcc_maxgen, there are no outstanding callbacks 128);
        rcc_olmsk is a bitmask in which each bit indicates whether a corresponding
        processor 16 is on line;
        rcc_needctxmask is a field implementing summary of execution history 138
        (the field is a bitmask in which each bit indicates whether a corresponding
25  processor 16 has been sensed in a quiescent state);
        rcc_intrlist is a pointer to a linked list of rcc_callback_t elements waiting to
        be processed in response to a software interrupt;
        rcc_intrtail is a tail pointer to the rcc_intrlist pointer;
        rcc_curlist is a pointer to a linked list of rcc_callback_t elements that
30  together with per-processor variable rclockcurlist implement global current
        generation 130 and per-processor current generation 131;

```

09127085-073198

rcc_curtail is a tail pointer to the rcc_curlist pointer;

rcc_nxtlist is a pointer to a linked list of rcc_callback_t elements that together with per-processor variable rclocknxtlist implement global next generation 132 and per-processor next generation 133;

5 rcc_nxttail is a tail pointer to the rcc_nxtlist pointer (note that per-processor lists are used wherever possible, and global lists are used only when a processor having outstanding callbacks is taken off line);

rcc_nreg is a counter field that counts the number of “registered” callbacks (a registered callback is one presented to mutual exclusion mechanism 120 for
10 processing);

rcc_nchk is a counter field that counts the number of times a rc_chk callbacks function has been invoked;

rcc_nprc is a counter field that counts the number of callbacks that have been processed;

15 rcc_ntogbl is a counter field that counts the number of times that callbacks have been moved from a per-processor list to a global list;

rcc_nprcgb1 is a counter field that counts the number of callbacks that have been processed from the global list;

rcc_nsync is a counter field that counts the number of memory-to-system
20 synchronization operations that have been explicitly invoked; and

rcc_free is a pointer to a list of currently unused callback data structures that cannot be freed because they are allocated in permanent memory.

Rcc_quad_ctrblk is a per-node data structure that includes the following variables:

25 pq_rcc_needctxmask is a bitmask that has a bit for each processor on the node;

pq_rcc_olmask has one bit for each online processor on this node; and

pq_rcc_curgen is a variable that contains a local generation number.

Function rc_callback performs an update 140 using a single rc_callback_t
30 as its argument. Update 140 adds callbacks to global next generation 132 and per-processor next generation 133 by executing the following pseudo-code steps:

00122085-073199

if a pending callback is already registered,
 flag an error;
 if the pending callback is not registered, flag
 5 the callback as registered;
 increment counter `rcc_nreg`;
 if the current processor is on line:
 disable interrupts;
 add the callback to the `rclocknxtlist` per
 10 processor list;
 enable interrupts; and
 return (do not execute the following
 steps).
 If the current processor is off line (a paradoxical situation that can arise
 15 during the process of changing between on line and off line states):
 acquire `rcc_mutex` to protect `rc_ctrlblk_t`
 from concurrent access;
 add the callback to global list `rcc_nxtlist`;
 invoke `rc_reg_gen` (described below) to
 20 register that at least one additional generation
 must be processed (This step is not performed in
 the above-described per-processor case, but is
 performed by `rc_chk_callbacks` in response to the
 next clock interrupt); and
 25 release `rcc_mutex`.

Callback processor 124 is implemented by a function referred to as
`rc_chk_callbacks`. Callback processor 124 is invoked by interrupt 126, which is
 preferably a hardware scheduling clock interrupt referred to as `hardclock()`, but
 30 only if one or more of the following conditions are met: `rclocknxtlist` is not empty
 and `rclockcurlist` is empty (indicating that the current processor is tracking a

5

10

15

20

25

usertrap associated with the current processor have not hanged
 (checked by comparing with the variables rclockswtchctr,
 rclocksyscall, and rclockusertrap), return;
 acquire rcc_mutex; and
 5 invoke a function referred to as rc_cleanup (described below) to invoke the
 callbacks and release rcc_mutex.

Function rc_cleanup ends global current generation 130 and
 per-processor current generation 131 and, if appropriate, starts a new generation.
 10 The rcc_mutex must be held when entering and released prior to exiting
 rc_cleanup. Function rc cleanup executes the following pseudo-code steps:

if the bit in rcc_needctxtmask associated with the current processor is
 already cleared, release rcc_mutex and return;
 15 clear the bit in pq_rcc_needctxtmask associated with the current processor,
 and if the mask is now zero (indicating that all processors on the
 current node have passed through a quiescent state since the
 beginning of the current generation), then clear the bit in
 rcc_needctxtmask associated with the current processor's node to
 20 indicate that the current processor's node has completed the current
 generation;
 set rclockswtchctr to an invalid value;
 if any bit in rcc_needctxtmask is still set, release rcc_mutex and return;
 increment rcc_curgen to advance to the next generation;
 25 increment pq_rcc_curgen on each node to signal the end of the current
 generation;
 on each node, copy bitmap pq_rcc_olmask to pq_rcc_needctxmask
 if rcc_curlist is not empty, move its callbacks to rcc_intrtail;
 if rcc_nxtlist is not empty, move its callbacks to rcc_curlist and invoke
 30 rc_reg_gen to indicate that another generation is required;

5

10

25

30

processor is activated. The callback processor checks in the manner described above if the processor has passed through a quiescent state and, if so, has the processor then indicate in the data structure that it has passed through a quiescent state.

5 Fig. 9 shows how a copy of the global `rcc_curgen` variable 310 has been replicated in the per-node `pq_rcc_curgen` variables such as 312, 314, and 316. These variables are updated in lockstep to avoid expensive remote-memory references. In contrast, the per-processor `rclockgen` variables 318, 320, 322 indicate on which read-copy generation that the corresponding processor's `rclock`
10 `curlist` is waiting. The `rclockgen` variables are not updated in lockstep and need not have the same value.

These variables form a data structure for storing a number of the current generation of data elements being processed by a processor on a node, the data structure comprising a variable containing the current generation number stored in
15 the memory of each node.

If a processor determines from data structure 302 (which is accessible to all nodes) that the processor is the last processor to pass through a quiescent state, the processor updates a data structure such as 318, 320, or 322 for storing a number of the current generation stored in the memory of each node.

20 Also, if a processor determines from the data structure 302 that it is the last processor to pass through a quiescent state, a callback processor is activated to determine if there are callbacks waiting for a subsequent generation, and, if so, updates a data structure on each node such as structures 304, 306, and 308) and the data structure 302 to indicate that all processors need to pass through an
25 additional quiescent state.

A function referred to as `rc_intr`, invoked in response to the software interrupt, processes all callbacks in `rcc_intrlist` and those in `rclockintrlist` that are associated with the current processor. Function `rc_intr` executes the following pseudo-code steps:

30 -----

while `rclockintrlist` is not empty, execute the following steps:

disable interrupts;
 remove the first callback from rclockintrlist and flag the callback as
 not registered;
 enable interrupts;
 5 invoke the callback; and
 increment the rcc_nprc counter.

While rcc_intrlist is not empty, execute the following steps:

10 acquire rcc_mutex;
 remove the first callback from rclockintrlist and flag the callback as
 not registered,'
 release rcc mutex;
 invoke the callback; and
 increment the rcc_nprc and rcc_nprcgl counters.

15

A function referred to as rc_onoff is invoked whenever any of processors
 16 are taken off line or placed on line. Function rc_onoff prevents
 mutual-exclusion mechanism 120 from waiting forever for a disabled processor to
 20 take action. Function rc_onoff executes the following pseudo-code steps:

acquire rcc_mutex;
 update rcc_olmsk to reflect which processors 16 are on line;
 if the current processor is coming on line, release rcc mutex and return;
 25 if rclockintrlist, rclockcurlist, or rclocknxtlist associated with the current
 processor are not empty, increment counter rcc_ntogbl;
 if rclockintrlist associated with the current processor is not empty, move its
 callbacks to the global rcc_intrlist and broadcast a software
 interrupt to all processors;
 30 if rclockcurlist associated with the current processor is not empty, move its
 callbacks to the global rcc_nxtlist;

094208-07198

if rclocknxtlist associated with the current processor is not empty, move its
 callbacks to the global rcc_nxtlist; and
 invoke rc_cleanup causing the current processor to properly exit from any
 ongoing generation.

5

 The function referred to as rc_reg_gen registers and starts a specified
 generation of callbacks if there is no active generation and if the currently
 registered generation has not completed. The rc_reg_gen function executes the
 following steps:

10

 if the specified generation is greater than rcc_maxgen, record it in
 rcc_maxgen;
 if rcc_needctxtmask has a bit set (current generation not complete) or if
 rcc_maxgen is less than rcc_curgen (specified generation complete),
 15 return; and
 set rcc_needctxtmask to rcc_olmsk to start a new generation.

 Various uses exist for mutual-exclusion mechanism 90 in addition to the
 above-described generalized system-wide application.

20

For example, mutual-exclusion mechanism 90 provides update protection
 for a current local area network ("LAN") data structure 150 that distributes data
 packets among an array of LANs. Note that such update protection may also be
 extended to a wide area network ("WAN").

If a LAN is installed or removed (or is sensed as defective), data structure
 25 150 is informed by a function referred to as LAN-update which performs an
 updating sequence shown in Figs. 5A, 5B, 5C, and 5D.

Fig. 5A shows a current generation of LAN data structure 150 prior to the
 update. A pointer referred to as LAN_ctl_ptr 152 accesses a field referred to as
 LAN_rotor 154 that indexes into an array LAN_array 156 having "j" slots.
 30 LAN_rotor 154 is incremented each time a data packet is distributed to
 sequentially access each slot of LAN_array 156. LAN_rotor 154 cycles back to

0912085-0319
 B6T620-58022160

zero after reaching the value "j" stored in a slot N_LAN 158. The value stored in N_LAN 158 is the number of LANs available in the array.

Fig. 5B shows the current generation of LAN data structure 150 immediately before updating LAN_array 156 to reflect newly installed or removed LANs. A next generation of LAN data structure 160 is allocated and initialized having an array LAN_array 162 of "j" slots. The value "j" is stored in a slot N_LAN 164. LAN_array 162 reflects the updated LAN configuration.

Fig. 5C shows LAN data structure 160 being installed as the current generation by overwriting LAN_ctl_ptr 152 with an address that points to LAN data structure 160 in place of LAN data structure 150. Processors that received a copy of LAN_ctl_ptr 152 before it was overwritten can safely continue to use LAN data structure 150 because all the resources it uses are permanently allocated. LAN data structure 150 will be released for deallocation after all the processors have sensed and are using LAN data structure 160.

Fig. 5D shows the current generation of LAN data structure 160 in operation. LAN data structure 150 is no longer shown because it is deallocated. Another use for mutual-exclusion mechanism 90 entails mapping "lock handles" in a network-wide distributed lock manager ("DLM") application. The DLM coordinates lock access among the nodes in the network.

Conventionally, a process in a local node uses a lock operation to "open" a lock against a resource in a remote node. A lock handle is returned by the remote node that is used in subsequent operations. For each lock operation, the lock handle must be mapped to an appropriate DLM internal data structure. On a symmetrical multiprocessor, mapping is protected by some form of conventional spin lock, sleep lock, or reader-writer spin lock that prevents the mapping from changing during use. Likewise, the data structure to which the lock handle is mapped is locked to prevent it from deletion during use. Therefore, at least two lock operations are required to map the lock handle to the appropriate data structure.

By using a zero overhead mutual-exclusion mechanism according to this invention, the DLM is able to map lock handles without using conventional locks,

thereby reducing the number of remaining lock operations to one for data structure protection only.

The zero overhead mutual-exclusion mechanism provides stable lock handle mapping while the number of lock handles is being expanded and prevents
5 data structures from being deallocated while still in use by a thread.

Referring to Fig. 6, lock handles are stored in a handle table 170 that has a hierarchy of direct 172, singly indirect 174, and doubly indirect 176 memory pages. Handle table 170 is expanded in a manner that allows existing lock handles to continue using handle table 170 without having their mapping changed by table
10 expansion.

Direct 172, singly indirect 174, and doubly indirect 176 memory pages are each capable of storing NENTRIES pointers to internal data structures 178 or pointers to other memory pages.

Mapping a lock handle to its associated internal data structure entails
15 tracing a path originating with pointers stored in a root structure 180 referred to as table_ptrs. The path followed is determined by either directory referred to as table size or by the lock handle itself.

If a lock handle is greater than zero but less than NENTRIES, the lock handle pointer is stored in a direct root structure field 184 referred to as
20 table_ptrs[direct] and is directly mapped to its associated data structure 178 by table_ptrs[direct][handle].

If a lock handle is greater than or equal to NENTRIES and less than $NENTRIES * NENTRIES$, the lock handle pointer is stored in a single root structure field 186 referred to as table_ptrs[single] and is indirectly mapped
25 its associated data structure 178 by table_ptrs[single] [handle/NENTRIES] [handle%NENTRIES] (“ / ” and “ % ” are respectively divide and modulo operators).

If a lock handle is greater than or equal to $NENTRIES * NENTRIES$ and less than $NENTRIES^{**}3$ (“*” and “**” are respectively multiply and exponent operators),
30 the handle pointer is stored in a double root structure field 188 referred to as table_ptrs[double] and is double indirectly mapped to its associated data structure

09427095-07490

Mapping computations are reduced to logical right shift and “AND” operations when NENTRIES is a power of two, which is typically the case.

5

10

15

20

A newly allocated lock handle is associated with a data structure 210 by

25

Updaters using internal data structure 210 use a spin lock to protect the

30

A reader attempting to use data structure 210 during lock handle disassociation

will encounter either the next entry in handle-free list 200 or a pointer to data structure 210. Free list 200 entries are distinguished from internal data structure pointers by examining a bit alignment of the returned value. In this implementation, internal data structure pointers are aligned on a 4-byte boundary by setting their least significant two bits to 15 zero, whereas handle-free list entries have their least significant pointer bit set to one (the associated lock handle index is shifted left one position to compensate). Therefore, a reader encountering a value with the least significant bit set knows that the associated lock handle 20 does not correspond to internal data structure 210.

10 A reader encountering data structure 210 locks data structure 210 and checks a flag word embedded in data structure 210. When data structure 210 is prepared for deallocation, a "DEAD" flag bit is set therein, and data structure 210 is placed on a "pending deallocation" list of data structures. The DEAD flag bit is set under protection of a per-data structure lock.

15 The reader encounter data structure 210 with the DEAD flag bit set informs its controlling process that data structure 210 is pending deallocation. In this implementation, a lookup routine uses the existing per-data structure lock upon sensing the DEAD bit set, releases the lock, and informs its controlling process that the lock handle is no longer associated with an active internal data structure.

20 Referring again to Fig. 3, a further use for mutual-exclusion mechanism 90 is for maintaining data coherency in an interactive user application that executes multiple processes and shares memory.

25 In this application, each thread corresponds to a user process, and the quiescent state is a process waiting for user input.

30 This implementation has a system-wide scope and preferably uses a hierarchical per-thread bitmap, per-level generation counters, a global generation counter, and a thread counter to track the execution histories of a possible large number of processes. The thread counter is decremented when a process exits. If processes can abort, the thread counter must be periodically reset to the current number of threads to prevent indefinite postponement of callback processing.

In this application, the callback processor is invoked by any thread that enters a quiescent state. However, because a user can fail to provide input to a process, a periodic interrupt should also be used to invoke the callback processor.

Still another use for mutual-exclusion mechanism 90 is for maintaining the coherency of shared data in a loosely coupled multi-computer system such as computer system 14 of Fig. 1A. Mutual-exclusion mechanism 90 is installed in each computer 10. Each of computers 10 is informed of updates to a common data structure, a copy of which is maintained on each of computers 10, by messages passed between computers 10 over interconnection network 12.

For example, when a particular computer 10 updates its copy of the data structure, an update message is sent to the other computers 10 where each associated mutual-exclusion mechanism 90 updates the local copy of the data structure.

Each of computers 10 may have a different configuration, thereby dictating a different implementation of mutual-exclusion mechanism 90 on each computer 10.

It will be obvious to those having skill in the art that many changes may be made to the above-described embodiments of this invention without departing from the underlying principles thereof. Accordingly, it will be appreciated that this invention is also applicable for maintaining data coherency in other than multiprocessor computer applications. The scope of the present invention should be determined, therefore, only by the following claims.

I claim:

1. In a multiprocessor computer system having multiple interconnected processing nodes each with one or more processors and physical memory, a data structure for storing execution history data indicative of states of threads that are
5 used for providing mutual exclusion between current and next generation data elements, comprising:
 - a first level bit mask stored in memory and containing a bit per node, the bit indicating whether the corresponding node contains a processor that has not yet passed through a quiescent state; and
 - 10 a second level bit mask stored in the memory of each processing node and containing a bit per processor, the bit indicating whether the corresponding processor has not yet passed through a quiescent state.
2. In a multiprocessor computer system having multiple interconnected processing nodes each with one or more processors and physical memory, a data
15 structure for storing a number of the current generation of data elements being processed by a processor on a node, the data structure comprising a variable stored in the memory of each node and containing the current generation number.
3. In a multiprocessor computer system having multiple interconnected processing nodes each with one or more processors and physical memory, a
20 method for a processor to maintain a summary of thread activity as part of a method for providing mutual exclusion between current and next generation data elements, comprising:
 - determining from a data structure on the processor's node if the processor has passed through a quiescent state;
 - 25 if so, determining from a data structure on the processor's node if all other processors on its node have passed through a quiescent state; and
 - if so, indicating in a data structure accessible to all nodes that all processors on the processor's node have passed through a quiescent state.
4. The method of claim 3 wherein if the processor determines from the
30 data structure on the processor's node that the processor has not passed through a quiescent state, having a callback processor check if the processor has passed

09167095 "073190
09167095 "073190

through a quiescent state and, if so, having the processor indicate in the data structure that it has passed through a quiescent state.

5 5. The method of claim 3 wherein if the processor determines from the data structure accessible to all nodes that the processor is the last processor to pass through a quiescent state, having the processor update a data structure stored in the memory of each node for storing a number of the current generation of elements being processed on the node.

10 6. The method of claim 3 wherein if the processor determines from the data structure accessible to all nodes that it is the last processor to pass through a quiescent state, having a callback processor determine if there are callbacks waiting for a subsequent generation, and, if so, updating the data structure on each node and the data structure accessible to all nodes to indicate that all processors need to pass through an additional quiescent state.

0123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100

**HIGH SPEED METHOD FOR MAINTAINING A SUMMARY OF THREAD
ACTIVITY FOR MULTIPROCESSOR COMPUTER SYSTEMS**

ABSTRACT OF THE DISCLOSURE

5 A high-speed method for maintaining a summary of thread activity reduces
the number of remote-memory operations for an n processor, multiple node
computer system from n^2 to $(2n-1)$ operations. The method uses a hierarchical
summary-of-thread-activity data structure that includes structures such as first and
second level bit masks. The first level bit mask is accessible to all nodes and
10 contains a bit per node, the bit indicating whether the corresponding node contains
a processor that has not yet passed through a quiescent state. The second level bit
mask is local to each node and contains a bit per processor per node, the bit
indicating whether the corresponding processor has not yet passed through a
quiescent state. The method includes determining from a data structure on the
15 processor's node (such as a second level bitmask) if the processor has passed
through a quiescent state. If so, it is then determined from the data structure if all
other processors on its node have passed through a quiescent state. If so, it is then
indicated in a data structure accessible to all nodes (such as the first level bitmask)
that all processors on the processor's node have passed through a quiescent state.
20 The local generation number can also be stored in the data structure accessible to
all nodes. If a processor determines from this data structure that the processor is
the last processor to pass through a quiescent state, the processor updates the data
structure for storing a number of the current generation stored in the memory of
each node.

25

OFFICIAL USE ONLY




FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 4




FIG. 5B




FIG. 5C

FIG. 5D




FIG. 6




FIG. 7




FIG. 8




Fig. 9

**COMBINED DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled HIGH SPEED METHOD FOR MAINTAINING A SUMMARY THREAD ACTIVITY FOR MULTIPROCESSOR COMPUTER SYSTEMS, the specification of which

☒ is attached hereto.

☐ was filed on _____ as Application No. _____.

☐ was described and claimed in PCT International Application No. _____, filed on _____, and as amended under PCT Article 19 on _____ (if applicable).

☐ and was amended on _____ (if applicable).

☐ with amendments through _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56. If this is a continuation-in-part application filed under the conditions specified in 35 U.S.C. § 120 which discloses and claims subject matter in addition to that disclosed in the prior copending application, I further acknowledge the duty to disclose material information as defined in 37 CFR § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of the continuation-in-part application.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or of an PCT International application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT International application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) on which priority is claimed:

Prior Foreign Application(s)			Priority Claimed
(Number)	(Country)	(Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

60/057,251
(Application No.)

August 29, 1997
(Filing Date)

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or § 365(c) of any PCT International application(s) designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined

in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT International filing date of this application:

(Application No.)

(Filing Date)

(Status: patented, pending,
abandoned)

The undersigned hereby authorizes the U.S. attorney or agent named herein to accept and follow instructions from _____ as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U.S. attorney or agent and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U.S. attorney or agent named herein will be so notified by the undersigned.

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application, to file a corresponding international application, and to transact all business in the Patent and Trademark Office connected therewith:

Name	Reg. No.	Name	Reg. No.
Kenneth S. Klarquist	16,445	Stacey C. Slater	36,011
James Campbell	19,978	Garth A. Winn	33,220
James S. Leigh	20,434	Stephen A. Wight	37,759
Arthur L. Whinston	19,155	Joel R. Meyer	37,677
David P. Petersen	28,106	Joseph T. Jakubek	34,190
Richard J. Polley	28,107	Robert F. Scotti	39,830
Ramon A. Klitzke II	30,188	Gregory V. Bean	36,448
William Y. Conwell	31,943	John R. Dawson	39,504
Mark L. Becker	31,325	David J. Earp	41,401
William D. Noonan	30,878	Scott D. Eads	P41,726
John D. Vandenberg	31,312	Lisa M. Caldwell	P41,653
John W. Stuart	24,540	Michael D. Jones	P41,879
Donald L. Stephens Jr.	34,022	Steven D. Yates	P42,242


Address all telephone calls to Mark L. Becker at telephone number (503) 226-7391.
Address all correspondence to:

KLARQUIST SPARKMAN CAMPBELL
LEIGH & WHINSTON, LLP
One World Trade Center, Suite 1600
121 S.W. Salmon Street
Portland, OR 97204-2988

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: Paul E. McKenney

Inventor's signature


07/30/98
Date

Residence: Beaverton, Oregon

Citizenship: USA

Post Office address: 1975 NW Albion Ct., Beaverton, Oregon 97006